View CY7C1380D-167BZC_1313262.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f 18-mbit (512 k 36/1 m 18) pipelined sram cypress semiconductor corporation ? 198 champion court ? san jose , ca 95134-1709 ? 408-943-2600 document number: 38-05543 rev. *i revised february 3, 2011 18-mbit (512 k 36/1 m 18) pipelined sram features supports bus operation up to 250 mhz available speed grades are 250, 200, and 167 mhz registered inputs and outputs for pipelined operation 3.3 v core power supply 2.5 v or 3.3 v i/o power supply fast clock-to-output times ? 2.6 ns (for 250 mhz device) provides high performance 3-1-1-1 access rate user selectable burst counter supporting intel ? pentium ? interleaved or linear burst sequences separate processor and controller address strobes synchronous self-timed write asynchronous output enable single cycle chip deselect cy7c1380d/cy7c1382d is available in jedec-standard pb-free 100-pin tqfp, pb-free and non pb-free 165-ball fpbga package; cy7c1380f/cy7c1382f is available in jedec-standard pb-free 100-pin tqfp, pb-free and non pb-free 119-ball bga and 165-ball fpbga package ieee 1149.1 jtag-compatible boundary scan zz sleep mode option functional description the cy7c1380d/cy7c1382d/cy7c1380f/cy7c1382f [1] sram integrates 524,288 36 and 1,048,576 18 sram cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. all synchronous inputs are gated by registers controlled by a positive edge triggered clock input (clk). the synchronous inpu ts include all addresses, all data inputs, address-pipelining chip enable (ce 1 ), depth-expansion chip enables (ce 2 and ce 3 [2] ), burst control inputs (adsc , adsp , and adv ), write enables (bw x , and bwe ), and global write (gw ). asynchronous inputs include the output enable (oe ) and the zz pin. addresses and chip enables are registered at rising edge of clock when address strobe processor (adsp ) or address strobe controller (adsc ) are active. subsequent burst addresses can be internally generated as they are controlled by the advance pin (adv ). address, data inputs, and write controls are registered on-chip to initiate a self-timed write cycl e.this part supports byte write operations (see table 1 on page 7 and ?truth table? on page 11 for further details). write cycles can be one to two or four bytes wide as controlled by the byte write control inputs. gw when active low causes all bytes to be written. the cy7c1380d/cy7c1382d/cy7c1380f/cy7c1382f operates from a +3.3 v core power supply while all outputs operate with a +2.5 or +3.3 v power supply. all inputs and outputs are jedec-standard and jesd8-5-compatible. selection guide description 250 mhz 200 mhz 167 mhz unit maximum access time 2.6 3.0 3.4 ns maximum operating current 350 300 275 ma maximum cmos standby current 70 70 70 ma notes 1. for best practices or recommendations, please refer to the cypress application note an1064, sram system design guidelines on www.cypress.com . 2. ce 3, ce 2 are for tqfp and 165 fpbga packages only. 119 bga is offered only in 1 chip enable. [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 2 of 33 logic block diagram ? cy7c1380d/cy7c1380f [3] (512 k 36) logic block diagram ? cy7c1382d/cy7c1382f [3] (1 m 18) address register adv clk burst counter and logic clr q1 q0 adsp adsc mode bwe gw ce 1 ce 2 ce 3 oe enable register output registers sense amps output buffers e pipelined enable input registers a0, a1, a bw b bw c bw d bw a memory array dqs dqp a dqp b dqp c dqp d sleep control zz a [1:0] 2 dq a , dqp a byte write register dq b , dqp b byte write register dq c , dqp c byte write register dq d , dqp d byte write register dq a , dqp a byte write driver dq b , dqp b byte write driver dq c , dqp c byte write driver dq d ,dqp d byte write driver a0, a1, a address register adv clk burst counter and logic q1 adsc bw b bw a ce 1 dq b, dqp b write register dq a, dqp a write register enable register oe sense memory array 2 ce2 ce3 gw bwe pipelined enable dqs dqp a dqp b output input dq a, dqp a write driver output buffers dq b, dqp b write driver zz sleep control note 3. cy7c1380f and cy7c1382f in 119-ball bga package have only 1 chip enable (ce 1 ). [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 3 of 33 contents pin configurations ........................................................... 4 100-pin tqfp pinout (3-chip enable) ....... ........... ...... 4 119-ball bga pinout .................................................... 5 165-ball fbga pinout (3-chi p enable) ....................... 6 functional overview ........................................................ 9 single read accesses ................................................ 9 single write accesses initia ted by adsp ................... 9 single write accesses initiate d by adsc ................... 9 burst sequences ....................................................... 10 sleep mode ............................................................... 10 truth table ...................................................................... 11 truth table for read/write ............................................ 12 truth table for read/write ............................................ 12 ieee 1149.1 serial boundary sc an (jtag) ... ........... .... 13 disabling the jtag feature ...................................... 13 tap controller state diagram ....................................... 13 test access port (tap) ............................................. 13 tap controller block diagram ...................................... 13 performing a tap r eset .......... .............. .......... 13 tap registers ...................................................... 13 tap instruction set ................................................... 14 reserved ................................................................... 15 tap timing ...................................................................... 15 tap ac switching characteristics ............................... 15 3.3 v tap ac test conditions ....................................... 16 2.5 v tap ac test conditions ....................................... 16 tap dc electrical characteristics and operating conditions ..................................................... 16 identification register definitions ................................ 17 scan register sizes ....................................................... 17 identification codes ....................................................... 17 119-ball bga boundary scan order ............................ 18 165-ball bga boundary scan order ............................ 19 maximum ratings ........................................................... 20 operating range ............................................................. 20 electrical characteristics ............................................... 20 capacitance .................................................................... 21 thermal resistance ........................................................ 21 switching characteristics .............................................. 22 switching waveforms .................................................... 23 ordering information ...................................................... 27 ordering code definitions ..... .................................... 27 package diagrams .......................................................... 28 acronyms ........................................................................ 31 document conventions ................................................. 31 units of measure ....................................................... 31 document history page ................................................. 32 sales, solutions, and legal information ...................... 33 worldwide sales and design s upport ......... .............. 33 products .................................................................... 33 psoc solutions ......................................................... 33 [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 4 of 33 pin configurations 100-pin tqfp pinout (3-chip enable) figure 1. cy7c1380d, cy7c1380f (512 k 36) figure 2. cy7c1382d, cy7c1382f (1 m 18) [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 5 of 33 119-ball bga pinout figure 3. cy7c1380f (512 k 36) figure 4. cy7c1382f (1 m 18) 234567 1 a b c d e f g h j k l m n p r t u v ddq nc/288m nc/144m dqp c dq c dq d dq c dq d aa aa adsp v ddq aa dq c v ddq dq c v ddq v ddq v ddq dq d dq d nc nc v ddq v dd clk v dd v ss v ss v ss v ss v ss v ss v ss v ss nc/576m nc/1g nc nc tdo tck tdi tms nc/36m nc/72m nc v ddq v ddq v ddq aaa a a a a a a a a a0 a1 dq a dq c dq a dq a dq a dq b dq b dq b dq b dq b dq b dq b dq a dq a dq a dq a dq b v dd dq c dq c dq c v dd dq d dq d dq d dq d adsc nc ce 1 oe adv gw v ss v ss v ss v ss v ss v ss v ss v ss dqp a mode dqp d dqp b bw b bw c nc v dd nc bw a nc bwe bw d zz 2 34567 1 a b c d e f g h j k l m n p r t u v ddq nc/288m nc/144m nc dq b dq b dq b dq b aa aa adsp v ddq aa nc v ddq nc v ddq v ddq v ddq nc nc nc nc/72m v ddq v dd clk v dd v ss v ss v ss v ss v ss v ss v ss v ss nc/576m nc/1g nc nc tdo tck tdi tms a a nc v ddq v ddq v ddq a nc/36m a a a a a a a a a a0 a1 dq a dq b nc nc dq a nc dq a dq a nc nc dq a nc dq a nc dq a nc dq a v dd nc dq b nc v dd dq b nc dq b nc adsc nc ce 1 oe adv gw v ss v ss v ss v ss v ss v ss v ss v ss nc mode dqp b dqp a nc bw b nc v dd nc bw a nc bwe nc zz [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 6 of 33 165-ball fbga pinout (3-chip enable) figure 5. cy7c1380d/cy7c1380f (512 k 36) figure 6. cy7c1382d/cy7c1382f (1 m 18) 234 567 1 a b c d e f g h j k l m n p r tdo nc/288m nc/144m dqp c dq c dqp d nc dq d ce 1 bw b ce 3 bw c bwe a ce2 dq c dq d dq d mode nc dq c dq c dq d dq d dq d nc/36m nc/72m v ddq bw d bw a clk gw v ss v ss v ss v ss v ddq v ss v dd v ss v ss v ss a v ss v ss v ss v ddq v ddq nc v ddq v ddq v ddq v ddq a a v dd v ss v dd v ss v ss v ddq v dd v ss v dd v ss v dd v ss v ss v ss v dd v dd v ss v dd v ss v ss nc tck v ss tdi a a dq c v ss dq c v ss dq c dq c nc v ss v ss v ss v ss nc v ss a1 dq d dq d nc nc v ddq v ss tms 891011 a adv a adsc nc oe adsp a nc/576m v ss v ddq nc/1g dqp b v ddq v dd dq b dq b dq b nc dq b nc dq a dq a v dd v ddq v dd v ddq dq b v dd nc v dd dq a v dd v ddq dq a v ddq v dd v dd v ddq v dd v ddq dq a v ddq a a v ss a a a dq b dq b dq b zz dq a dq a dqp a dq a a v ddq a a0 a v ss 234 567 1 a b c d e f g h j k l m n p r tdo nc/288m nc/144m nc nc dqp b nc dq b a ce 1 nc ce 3 bw b bwe a ce2 nc dq b dq b mode nc dq b dq b nc nc nc nc/36m nc/72m v ddq nc bw a clk gw v ss v ss v ss v ss v ddq v ss v dd v ss v ss v ss a v ss v ss v ss v ss v ddq v ddq nc v ddq v ddq v ddq v ddq a a v dd v ss v dd v ss v ss v ddq v dd v ss v dd v ss v dd v ss v ss v ss v dd v dd v ss v dd v ss v ss nc tck a0 v ss tdi a a dq b v ss nc v ss dq b nc nc v ss v ss v ss v ss nc v ss a1 dq b nc nc nc v ddq v ss tms 891011 a adv a adsc a oe adsp a nc/576m v ss v ddq nc/1g dqp a v ddq v dd nc dq a dq a nc nc nc dq a nc v dd v ddq v dd v ddq dq a v dd nc v dd nc v dd v ddq dq a v ddq v dd v dd v ddq v dd v ddq nc v ddq a a v ss a a a dq a nc nc zz dq a nc nc dq a a v ddq a [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 7 of 33 table 1. pin definitions name i/o description a 0 , a 1 , a input- synchronous address inputs used to select one of the address locations . sampled at the rising edge of the clk if adsp or adsc is active low, and ce 1 , ce 2 , and ce 3 [4] are sampled active. a1: a0 are fed to the two-bit counter. . bw a , bw b bw c , bw d input- synchronous byte write select inputs, active low. qualified with bwe to conduct byte writes to the sram. sampled on the rising edge of clk. gw input- synchronous global write enable input, active low . when asserted low on the rising edge of clk, a global write is conducted (all bytes are wr itten, regardless of the values on bw x and bwe ). bwe input- synchronous byte write enable input, active low . sampled on the rising edge of clk. this signal must be asserted low to conduct a byte write. clk input- clock clock input . used to capture all synchronous inputs to the device. also used to increment the burst counter when adv is asserted low, during a burst operation. ce 1 input- synchronous chip enable 1 input, active low . sampled on the rising edge of clk. used in conjunction with ce 2 and ce 3 to select or deselect the device. adsp is ignored if ce 1 is high. ce 1 is sampled only when a new external address is loaded. ce 2 [2] input- synchronous chip enable 2 input, active high . sampled on the rising edge of clk. used in conjunction with ce 1 and ce 3 to select or desel ect the device. ce 2 is sampled only when a new external address is loaded. ce 3 [2] input- synchronous chip enable 3 input, active low . sampled on the rising edge of clk. used in conjunction with ce 1 and ce 2 to select or dese lect the device. ce 3 is sampled only when a new external address is loaded. oe input- asynchronous output enable, asynchronous input, active low . controls the direction of the i/o pins. when low, the i/o pins behave as outputs. when dea sserted high, i/o pins are tri-stated, and act as input data pins. oe is masked during the first clock of a read cycle when emerging from a deselected state. adv input- synchronous advance input signal, sampled on the rising edge of clk, active low . when asserted, it automatically increments the address in a burst cycle. adsp input- synchronous address strobe from processor, sampled on the rising edge of clk, active low . when asserted low, addresses presented to the device are captured in the address registers. a1: a0 are also loaded into the burst counter. when adsp and adsc are both asserted, only adsp is recognized. asdp is ignored when ce 1 is deasserted high. adsc input- synchronous address strobe from controller, sampled on the rising edge of clk, active low . when asserted low, addresses presented to the device are captured in the address registers. a1: a0 are also loaded into the burst counter. when adsp and adsc are both asserted, only adsp is recognized. zz input- asynchronous zz sleep input . this active high input places the devic e in a non-time critical sleep condition with data integrity preserved. for normal operation, this pin has to be low or left floating. zz pin has an internal pull down. dqs, dqp x i/o- synchronous bidirectional data i/o lines . as inputs, they feed into an on-c hip data register that is triggered by the rising edge of clk. as outputs, they del iver the data contained in the memory location specified by the addresses pr esented during the previous clock rise of the read cycle. the direction of the pins is controlled by oe . when oe is asserted low, the pins behave as outputs. when high, dqs and dqp x are placed in a tri-state condition. v dd power supply power supply inputs to the core of the device . v ss ground ground for the core of the device . v ssq i/o ground ground for the i/o circuitry . note 4. ce 3, ce 2 are for tqfp and 165 fpbga packages only. 119 bga is offered only in 1 chip enable. [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 8 of 33 v ddq i/o power supply power supply for the i/o circuitry . mode input-static selects burst order . when tied to gnd selects linear burst sequence. when tied to v dd or left floating selects interleaved burst sequence. this is a strap pin and must remain static during device operation. mode pin has an internal pull up. tdo jtag serial output synchronous serial data-out to the jtag circuit . delivers data on the negative edge of tck. if the jtag feature is not being utilized, this pin must be disconnected. this pin is not available on tqfp packages. tdi jtag serial input synchronous serial data-in to the jtag circuit . sampled on the rising edge of tck. if the jtag feature is not being utilized, this pin can be disconnected or connected to v dd . this pin is not available on tqfp packages. tms jtag serial input synchronous serial data-in to the jtag circuit . sampled on the rising edge of tck. if the jtag feature is not being utilized, this pin can be disconnected or connected to v dd . this pin is not available on tqfp packages. tck jtag- clock clock input to the jtag circuitry . if the jtag feature is not being utilized, this pin must be connected to v ss . this pin is not available on tqfp packages. nc ? no connects . 36m, 72m, 144m, 288m, 576m, and 1g are address expansion pins and are not internally connected to the die. table 1. pin definitions (continued) [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 9 of 33 functional overview all synchronous inputs pass through input registers controlled by the rising edge of the clock. all data outputs pass through output registers controlled by the ri sing edge of the clock. maximum access delay from the clock rise (t co ) is 2.6 ns (250 mhz device). the cy7c1380d/cy7c1382d/cy7c1380f/cy7c1382f supports secondary cache in systems using a linear or interleaved burst sequence. the interleaved burst order supports pentium and i486 ? processors. the linear burst sequence suits processors that use a linear burst sequence. the burst order is user selectable, and is determined by sampling the mode input. accesses can be init iated with either the processor address strobe (adsp ) or the controller address strobe (adsc ). address advancement through the burst sequence is controlled by the adv input. a two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for t he rest of the burst access. byte write operations are qualified with the byte write enable (bwe ) and byte write select (bw x ) inputs. a global write enable (gw ) overrides all byte write inputs and writes data to all four bytes. all writes are simplif ied with on-chip synchronous self-timed write circuitry. three synchronous ch ip selects (ce 1 , ce 2 , ce 3 ) and an asynchronous output enable (oe ) provide for easy bank selection and output tri-state control. adsp is ignored if ce 1 is high. single read accesses this access is initiated when the following conditions are satisfied at clock rise: (1) adsp or adsc is asserted low, (2) ce 1 , ce 2 , ce 3 are all asserted active, and (3) the write signals (gw , bwe ) are all deserted high. adsp is ignored if ce 1 is high. the address presented to the address inputs (a) is stored into the address advancement logic and the address register while being presented to the memory array. the corresponding data is enabled to propagate to the input of the output registers. at the rising edge of the next clock, the data is enabled to propagate through the output register and onto the data bus within 2.6 ns (250 mhz device) if oe is active low. the only exception occurs when the sram is emerging from a deselected state to a selected state; its outputs are always tri-stated during the first cycle of the access. after the first cycle of the access, the outputs are controlled by the oe signal. consecutive single read cycles are supported. once the sram is deselected at clock rise by the chip select and either adsp or adsc signals, its output tri-states immediately. single write accesses initiated by adsp this access is initiated when both the following conditions are satisfied at clock rise: (1) adsp is asserted low and (2) ce 1 , ce 2 , and ce 3 are all asserted active. the address presented to a is loaded into the address register and the address advancement logic while being delivered to the memory array. the write signals (gw , bwe , and bw x ) and adv inputs are ignored during this first cycle. adsp triggered write accesses require two clock cycles to complete. if gw is asserted low on th e second clock rise, the data presented to the dqs inputs is written into the corresponding address location in the memory array. if gw is high, then the write operation is controlled by bwe and bw x signals. the cy7c1380d/cy7c1382d/cy7c1380f/cy7c1382f provides byte write capability th at is described in the write cycle descriptions table. asserting th e byte write enable input (bwe ) with the selected byte write (bw x ) input, selectively writes to only the desired bytes. bytes not selected during a byte write operation remain unaltered. a synchronous self -timed write mechanism has been provided to simplify the write operations. the cy7c1380d/cy7c1382d/cy7c1380f/cy7c1382f is a common i/o device, the output enable (oe ) must be deserted high before presenting data to the dqs inputs. doing so tri-states the output drivers. as a safety precaution, dqs are automatically tri-stated whenever a write cycle is detected, regardless of the state of oe . single write accesses initiated by adsc adsc write accesses are initiated when the following conditions are satisfied: (1) adsc is asserted low, (2) adsp is deserted high, (3) ce 1 , ce 2 , and ce 3 are all asserted active, and (4) the appropriate combination of the write inputs (gw , bwe , and bw x ) are asserted active to conduct a write to the desired byte(s). adsc -triggered write accesses require a single clock cycle to complete. the address pres ented to a is loaded into the address register and the address advancement logic while being delivered to the memory array. the adv input is ignored during this cycle. if a global write is conducted, the da ta presented to the dqs is written into the corresponding address location in the memory core. if a byte write is conducted, only the selected bytes are written. bytes not selected during a byte write operation remain unaltered. a synchronou s self-timed write mechanism has been provided to simplify the write operations. the cy7c1380d/cy7c1382d/cy7c1380f/cy7c1382f is a common i/o device, the output enable (oe ) must be deserted high before presenting data to the dqs inputs. doing so tri-states the output drivers. as a safety precaution, dqs are automatically tri-stated whenever a write cycle is detected, regardless of the state of oe . [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 10 of 33 burst sequences the cy7c1380d/cy7c1382d/cy7c1380f/cy7c1382f provides a two-bit wraparound counter, fed by a1: a0, that implements an interleaved or a linear burst sequence. the interleaved burst sequence is des igned specifically to support intel pentium applications. the linear burst sequence is designed to support processors that follow a linear burst sequence. the burst sequence is user selectable through the mode input. asserting adv low at clock rise auto matically increments the burst counter to the next addre ss in the burst sequence. both read and write burst operations are supported. sleep mode the zz input pin is an asynchronous input. asserting zz places the sram in a power conserva tion sleep mode. two clock cycles are required to enter into or exit from this sleep mode. while in this mode, data integrity is guaranteed. accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. the device must be deselected prior to entering the sleep mode. ce 1 , ce 2 , ce 3 , adsp , and adsc must remain inactive for the duration of t zzrec after the zz input returns low. table 2. interleaved burst address table (mode = floating or vdd) first address a1: a0 second address a1: a0 third address a1: a0 fourth address a1: a0 00 01 10 11 01 00 11 10 10 11 00 01 11 10 01 00 table 3. linear burst address table (mode = gnd) first address a1: a0 second address a1: a0 third address a1: a0 fourth address a1: a0 00 01 10 11 01 10 11 00 10 11 00 01 11 00 01 10 table 4. zz mode electrical characteristics parameter description test conditions min max unit i ddzz sleep mode standby current zz > v dd ? ? 0.2 v ? 80 ma t zzs device operation to zz zz > v dd ? 0.2 v ? 2t cyc ns t zzrec zz recovery time zz < 0.2 v 2t cyc ?ns t zzi zz active to sleep current this parameter is sampled ? 2t cyc ns t rzzi zz inactive to exit sleep current this parameter is sampled 0 ? ns [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 11 of 33 truth table the truth table for this data sheet follows. [5, 6, 7, 8, 9] operation add. used ce 1 ce 2 ce 3 zz adsp adsc adv write oe clk dq deselect cycle, power down none h x x l x l x x x l?h tri-state deselect cycle, power down none l l x l l x x x x l?h tri-state deselect cycle, power down none l x h l l x x x x l?h tri-state deselect cycle, power down none l l x l h l x x x l?h tri-state deselect cycle, power down none l x h l h l x x x l?h tri-state sleep mode, power down none x x x h x x x x x x tri-state read cycle, begin burst external l h l l l x x x l l?h q read cycle, begin burst external l h l l l x x x h l?h tri-state write cycle, begin burst external l h l l h l x l x l?h d read cycle, begin burst external l h l l h l x h l l?h q read cycle, begin burst external l h l l h l x h h l?h tri-state read cycle, continue burst next x x x l h h l h l l?h q read cycle, continue burst next x x x l h h l h h l?h tri-state read cycle, continue burst next h x x l x h l h l l?h q read cycle, continue burst next h x x l x h l h h l?h tri-state write cycle, continue burst next x x x l h h l l x l?h d write cycle, continue burst next h x x l x h l l x l?h d read cycle, suspend burst current x x x l h h h h l l?h q read cycle, suspend burst current x x x l h h h h h l?h tri-state read cycle, suspend burst current h x x l x h h h l l?h q read cycle, suspend burst current h x x l x h h h h l?h tri-state write cycle, suspend burst current x x x l h h h l x l?h d write cycle, suspend burst current h x x l x h h l x l?h d notes 5. x = don't care, h = logic high, l = logic low. 6. write = l when any one or more byte write enable signals, and bwe = l or gw = l. write = h when all byte write enable signals, bwe , gw = h. 7. the dq pins are controlled by the current cycle and the oe signal. oe is asynchronous and is not sampled with the clock. 8. the sram always initiates a read cycle when adsp is asserted, regardless of the state of gw , bwe , or bw x . writes may occur only on subsequent clocks after the adsp or with the assertion of adsc . as a result, oe must be driven high prior to the start of the write cycle to allow the outputs to tri-state. oe is a don't care for the remainder of the write cycle. 9. oe is asynchronous and is not sampled with the clock rise. it is masked internally during write cycles. during a read cycle all d ata bits are tri-state when oe is inactive or when the device is deselect ed, and all data bits behave as output when oe is active (low) . [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 12 of 33 truth table for read/write [10, 11] function (cy7c1380d/cy7c1380f) gw bwe bw d bw c bw b bw a read hhxxxx read hlhhhh write byte a ? (dq a and dqp a ) hlhhhl write byte b ? (dq b and dqp b )hlhhlh write bytes b, a h l h h l l write byte c ? (dq c and dqp c ) hlhlhh write bytes c, a h l h l h l write bytes c, b h l h l l h write bytes c, b, a h l h l l l write byte d ? (dq d and dqp d ) hl lhhh write bytes d, a h l l h h l write bytes d, b h l l h l h write bytes d, b, a h l l h l l write bytes d, c h l l l h h write bytes d, c, a h l l l h l write bytes d, c, b hllllh write all bytes hlllll write all bytes lxxxxx truth table for read/write [10, 11] function (cy7c1382d/cy7c1382f) gw bwe bw b bw a read h h x x read h l h h write byte a ? (dq a and dqp a )hlhl write byte b ? (dq b and dqp b )hllh write bytes b, a h l l l write all bytes h l l l write all bytes l x x x notes 10. x = don't care, h = logic high, l = logic low. 11. table only lists a partial listing of the byte write combinations. any combination of bw x is valid. appropriate write is done based on which byte write is active. [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 13 of 33 ieee 1149.1 serial boundary scan (jtag) the cy7c1380d/cy7c1382d incorporates a serial boundary scan test access port (tap).thi s part is fully compliant with 1149.1. the tap operates using jedec-standard 3.3 v or 2.5 v i/o logic levels. the cy7c1380d/cy7c1382d contains a tap controller, instruction register, boundary scan register, bypass register, and id register. disabling the jtag feature it is possible to operate the sram without using the jtag feature. to disable the tap co ntroller, tck must be tied low (v ss ) to prevent clocking of the device. tdi and tms are internally pulled up and may be unconnected. they may alternately be connected to v dd through a pull up resistor. tdo must be left unconnected. upon power up, the device comes up in a reset state which does not interfere with the operation of the device. tap controller state diagram the 0 or 1 next to each state represents the value of tms at the rising edge of tck. test access port (tap) test clock (tck) the test clock is used only with the tap controller. all inputs are captured on the rising edge of tc k. all outputs are driven from the falling edge of tck. test mode select (tms) the tms input is used to give commands to the tap controller and is sampled on the rising edge of tck. this pin may be left unconnected if the tap is not used. the ball is pulled up internally, resulting in a logic high level. test data-in (tdi) the tdi ball is used to serially in put information into the registers and can be connected to the inpu t of any of the registers. the register between tdi and tdo is chosen by the instruction that is loaded into the tap instruction register. tdi is internally pulled up and can be unconnected if the tap is unused in an application. tdi is connected to the most significant bit (msb) of any register. (see tap controller block diagram .) test data-out (tdo) the tdo output ball is used to serially clock data-out from the registers. the output is active depending upon the current state of the tap state machine. the output changes on the falling edge of tck. tdo is connected to the least significant bit (lsb) of any register. (see tap controller state diagram .) tap controller block diagram performing a tap reset a reset is performed by forcing tms high (v dd ) for five rising edges of tck. this reset does not affect the operation of the sram and may be performed while the sram is operating. at power up, the tap is reset internally to ensure that tdo comes up in a high z state. tap registers registers are connected betw een the tdi and tdo balls and enable data to be scanned in and out of the sram test circuitry. only one register can be selected at a time through the instruction register. data is serially loaded into the tdi ball on the rising edge of tck. data is output on the tdo ball on the falling edge of tck. instruction register three-bit instructions can be serially loaded into the instruction register. this register is loaded when it is placed between the tdi and tdo balls as shown in the tap controller block diagram . upon power up, the instruction register is loaded with the idcode instruction. it is also loaded with the idcode instruction if the controller is placed in a reset state as described in the previous section. test-logic reset run-test/ idle select dr-scan select ir-scan capture-dr shift-dr capture-ir shift-ir exit1-dr pause-dr exit1-ir pause-ir exit2-dr update-dr exit2-ir update-ir 1 1 1 0 1 1 0 0 1 1 1 0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 bypass register 0 instruction register 0 1 2 identi?cation register 0 1 2 29 30 31 . . . boundary scan register 0 1 2 . . x . . . s election circuitr y selection circuitry tck tms tap controller tdi tdo [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 14 of 33 when the tap controller is in t he capture-ir state, the two least significant bits are loaded with a binary ?01? pattern to enable fault isolation of the board-level serial test data path. bypass register to save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. the bypass register is a single-bit register that can be placed between the tdi and tdo balls. this enables data to be shifted through the sram with minimal delay. the bypass register is set low (v ss ) when the bypass instruct ion is executed. boundary scan register the boundary scan register is connected to all the input and bidirectional balls on the sram. the boundary scan register is lo aded with the contents of the ram input and output ring when the tap controller is in the capture-dr state and is then placed between the tdi and tdo balls when the controller is moved to the shift-dr state. the extest, sample/preload, and sample z instructions can be used to capture the content s of the input and output ring. the boundary scan order tables s how the order in which the bits are connected. each bit corresponds to one of the bumps on the sram package. the msb of the register is connected to tdi, and the lsb is connected to tdo. identification (id) register the id register is loaded wit h a vendor-specific 32-bit code during the capture-dr stat e when the idcode command is loaded in the instruction register . the idcode is hardwired into the sram and can be shifted out when the tap controller is in the shift-dr state. the id regi ster has a vendor code and other information described in the ?identification register definitions? on page 17. tap instruction set overview eight different instructions are possible with the three bit instruction register. all combinations are listed in ?identification codes? on page 17. three of these instructions are listed as reserved and must not be used. the other five instructions are described in detail in this section. instructions are loaded into the tap controller during the shift-ir state when the instruction register is placed between tdi and tdo. during this state, instructions are shifted through the instruction register through the tdi and tdo balls. to execute the instruction once it is shifted in, the tap controller must be moved into the update-ir state. extest the extest instruction enables the preloaded data to be driven out through the system output pins . this instruction also selects the boundary scan register to be connected for serial access between the tdi and tdo in the shift-dr controller state. idcode the idcode instruction causes a vendor-specific 32-bit code to be loaded into the instruction register. it also places the instruction register between the tdi and tdo balls and enables the idcode to be shifted out of the device when the tap controller enters the shift-dr state. the idcode instruction is load ed into the instruction register upon power up or whenever the tap controller is given a test logic reset state. sample z the sample z instruction causes the boundary scan register to be connected between the tdi and tdo balls when the tap controller is in a shift-dr state. the sample z command places all sram outputs into a high z state. sample/preload sample/preload is a 1149.1 mandatory instruction. when the sample/preload instruct ions are loaded into the instruction register and the tap controller is in the capture-dr state, a snapshot of da ta on the input and output pins is captured in the boundary scan register. the tap controller clock can only operate at a frequency up to 20 mhz, while the sram clock operates more than an order of magnitude faster. as there is a large difference in the clock frequencies, it is possible that during the capture-dr state, an input or output undergoes a tran sition. the tap may then try to capture a signal while in transition (metastable state). this does not harm the device, but there is no guarantee as to the value that is captured. repeatable results may not be possible. to guarantee that the boundary scan register captures the correct value of a signal, the sram signal must be stabilized long enough to meet the tap cont roller's capture setup plus hold times (t cs and t ch ). the sram clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a sample/preload instruction. if this is an issue, it is still possible to capture all othe r signals and simply ignore the value of the ck and ck# captur ed in the boundary scan register. once the data is captured, it is possible to shift out the data by putting the tap into the shift-dr state. this places the boundary scan register between the tdi and tdo pins. preload enables an initial data pattern to be placed at the latched parallel outputs of the boun dary scan register cells prior to the selection of another boundary scan test operation. the shifting of data for the sample and preload phases can occur concurrently when required; that is, while data captured is shifted out, the preloaded data is shifted in. bypass when the bypass instruction is loaded in the instruction register and the tap is placed in a shift- dr state, the bypass register is placed between the tdi and tdo balls. the advantage of the bypass instruction is that it shortens the boundary scan path when multiple devices are connected together on a board. extest output bus tri-state ieee standard 1149.1 mandates that the tap controller be able to put the output bus into a tri-state mode. the boundary scan register has a special bit located at bit #85 (for 119-bga package) or bit #89 (for 165-fbga package). when this scan cell, called the ?extest output bus tri-state,? is latched into the preload register during the update-dr state in the tap controller, it directly controls th e state of the out put (q-bus) pins, [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 15 of 33 when the extest is entered as the current instruction. when high, it enables the output buff ers to drive the output bus. when low, this bit places the output bus into a high z condition. this bit can be set by entering the sample/preload or extest command, and then shifting the desired bit into that cell, during the shift-dr state. during update-dr, the value loaded into that shift-register cell latches into the preload register. when the extest instruction is entered, this bit directly controls the output q-bus pins. note that this bit is preset high to enable the output when the device is power ed up, and also when the tap controller is in the te st-logic-reset state. reserved these instructions are not im plemented but are reserved for future use. do not use these instructions. tap timing tap ac switchi ng characteristics over the operating range [12, 13] parameter description min max unit clock t tcyc tck clock cycle time 50 ? ns t tf tck clock frequency ? 20 mhz t th tck clock high time 20 ? ns t tl tck clock low time 20 ? ns output times t tdov tck clock low to tdo valid ? 10 ns t tdox tck clock low to tdo invalid 0 ? ns setup times t tmss tms setup to tck clock rise 5 ? ns t tdis tdi setup to tck clock rise 5 ? ns t cs capture setup to tck rise 5 ? ns hold times t tmsh tms hold after tck clock rise 5 ? ns t tdih tdi hold after clock rise 5 ? ns t ch capture hold after clock rise 5 ? ns t tl test clock (tck) test mode select (tms) t th test data-out (tdo) t cyc test data-in (tdi) t tmsh t tmss t tdih t tdis t tdox t tdov dont care undefined notes 12. t cs and t ch refer to the setup and hold time requirements of latching data from the boundary scan register. 13. test conditions are specified using the load in tap ac test conditions. t r /t f = 1 ns. [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 16 of 33 3.3 v tap ac test conditions input pulse levels................................................v ss to 3.3 v input rise and fall times....................................................1 ns input timing reference levels...... ............ ........................1.5 v output reference levels .................. ...............................1.5 v test load termination supply volt age ................ .............1.5 v figure 7. 3.3 v tap ac output load equivalent 2.5 v tap ac test conditions input pulse levels................................................ v ss to 2.5 v input rise and fall time .....................................................1 ns input timing reference levels.... .............. ......................1.25 v output reference levels ........... ...... ..............................1.25 v test load termination supply voltage ................... ........1.25 v figure 8. 2.5 v tap ac output load equivalent tdo 1.5v 20pf z = 50 o 50 tdo 1.25v 20pf z = 50 o 50 (0 c < t a < +70 c; v dd = 3.3 v 0.165 v unless otherwise noted) [14] parameter description test conditions min max unit v oh1 output high voltage i oh = ?4.0 ma, v ddq = 3.3 v 2.4 ? v i oh = ?1.0 ma, v ddq = 2.5 v 2.0 ? v v oh2 output high voltage i oh = ?100 a v ddq = 3.3 v 2.9 ? v v ddq = 2.5 v 2.1 ? v v ol1 output low voltage i ol = 8.0 ma v ddq = 3.3 v ? 0.4 v v ddq = 2.5 v ? 0.4 v v ol2 output low voltage i ol = 100 a v ddq = 3.3 v ? 0.2 v v ddq = 2.5 v ? 0.2 v v ih input high voltage v ddq = 3.3 v 2.0 v dd + 0.3 v v ddq = 2.5 v 1.7 v dd + 0.3 v v il input low voltage v ddq = 3.3 v ?0.3 0.8 v v ddq = 2.5 v ?0.3 0.7 v i x input load current gnd < v in < v ddq ?5 5 a note 14. all voltages referenced to v ss (gnd). [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 17 of 33 identification regi ster definitions instruction field cy7c1380d/cy7c1380f (512 k 36) cy7c1382d/cy7c1382f (1 mbit 18) description revision number (31:29) 000 000 describes the version number. device depth (28:24) [15] 01011 01011 reserved for internal use. device width (23:18) 119-bga 101000 101000 defines the memory type and architecture. device width (23:18) 165-fbga 000000 000000 defines the memory type and architecture. cypress device id (17:12) 100101 010101 defines the width and density. cypress jedec id code (11:1) 00000110100 0000 0110100 allows unique identification of sram vendor. id register presence indicator (0) 1 1 indicates the presence of an id register. scan register sizes register name bit size (36) bit size (18) instruction 3 3 bypass 1 1 id 32 32 boundary scan order (119-ball bga package) 85 85 boundary scan order (165-ball fpbga package) 89 89 identification codes instruction code description extest 000 captures i/o ring contents. places the boundary scan register between tdi and tdo. forces all sram outputs to high z state. idcode 001 loads the id register with the vendor id code and places the register between tdi and tdo. this operation does not affect sram operations. sample z 010 captures i/o ring contents. places the boundary scan register between tdi and tdo. forces all sram output drivers to a high z state. reserved 011 do not use. this instru ction is reserved for future use. sample/preload 100 captures i/o ring contents. plac es the boundary scan register between tdi and tdo. does not affect sram operation. reserved 101 do not use. this instru ction is reserved for future use. reserved 110 do not use. this instru ction is reserved for future use. bypass 111 places the bypass register between tdi a nd tdo. this operation does not affect sram operations. note 15. bit #24 is 1 in the register definitions fo r both 2.5 v and 3.3 v versions of this device. [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 18 of 33 119-ball bga boundary scan order [16, 17] bit # ball id bit # ball id bit # ball id bit # ball id 1 h4 23 f6 45 g4 67 l1 2t424e746a468m2 3t5 25 d7 47 g3 69 n1 4t626h748c370p1 5r5 27 g6 49 b2 71 k1 6l528e650b372l2 7r629d651a373 n2 8u630c752c274p2 9r731b753a275r3 10 t7 32 c6 54 b1 76 t1 11 p6 33 a6 55 c1 77 r1 12 n7 34 c5 56 d2 78 t2 13 m6 35 b5 57 e1 79 l3 14 l7 36 g5 58 f2 80 r2 15 k6 37 b6 59 g1 81 t3 16 p7 38 d4 60 h2 82 l4 17 n6 39 b4 61 d1 83 n4 18 l6 40 f4 62 e2 84 p4 19 k7 41 m4 63 g2 85 internal 20 j5 42 a5 64 h1 21 h6 43 k4 65 j3 22 g7 44 e4 66 2k notes 16. balls which are nc (no connect) are pre-set low. 17. bit# 85 is pre-set high. [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 19 of 33 165-ball bga boundary scan order [18, 19] bit # ball id bit # ball id bit # ball id 1 n6 31 d10 61 g1 2n7 32c11 62 d2 3 n10 33 a11 63 e2 4p11 34b11 64 f2 5 p8 35 a10 65 g2 6 r8 36 b10 66 h1 7r9 37a9 67 h3 8p9 38b9 68 j1 9 p10 39 c10 69 k1 10 r10 40 a8 70 l1 11 r11 41 b8 71 m1 12 h11 42 a7 72 j2 13 n11 43 b7 73 k2 14 m11 44 b6 74 l2 15 l11 45 a6 75 m2 16 k11 46 b5 76 n1 17 j11 47 a5 77 n2 18 m10 48 a4 78 p1 19 l10 49 b4 79 r1 20 k10 50 b3 80 r2 21 j10 51 a3 81 p3 22 h9 52 a2 82 r3 23 h10 53 b2 83 p2 24 g11 54 c2 84 r4 25 f11 55 b1 85 p4 26 e11 56 a1 86 n5 27 d11 57 c1 87 p6 28 g10 58 d1 88 r6 29 f10 59 e1 89 internal 30 e10 60 f1 note 18. balls which are nc (no connect) are pre-set low. 19. bit# 89 is pre-set high. [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 20 of 33 maximum ratings exceeding the maximum ratings may impair the useful life of the device. for user guidelines, not tested. storage temperature ................ ............... ?65 c to +150 c ambient temperature with power applied ............ ............... ............... ?55 c to +125 c supply voltage on v dd relative to gnd ......?0.3 v to +4.6 v supply voltage on v ddq relative to gnd ..... ?0.3 v to +v dd dc voltage applied to outputs in tri-state...........................................?0.5 v to v ddq + 0.5 v dc input voltage ................................. ?0.5 v to v dd + 0.5 v current into outputs (low)..... .................................... 20 ma static discharge voltage......................................... > 2001 v (per mil-std-883, method 3015) latch-up current.................................................... > 200 ma operating range range ambient temperature v dd v ddq commercial 0 c to +70 c 3.3 v ? ?5%/+10% 2.5 v ? 5% to v dd industrial ?40 c to +85 c electrical characteristics over the operating range [20, 21] parameter description test conditions min max unit v dd power supply voltage 3.135 3.6 v v ddq i/o supply voltage for 3.3 v i/o 3.135 v dd v for 2.5 v i/o 2.375 2.625 v v oh output high voltage for 3.3 v i/o, i oh = ?4.0 ma 2.4 ? v for 2.5 v i/o, i oh = ?1.0 ma 2.0 ? v v ol output low voltage for 3.3 v i/o, i ol = 8.0 ma ? 0.4 v for 2.5 v i/o, i ol = 1.0 ma ? 0.4 v v ih input high voltage [20] for 3.3 v i/o 2.0 v dd + 0.3v v for 2.5 v i/o 1.7 v dd + 0.3v v v il input low voltage [20] for 3.3 v i/o ?0.3 0.8 v for 2.5 v i/o ?0.3 0.7 v i x input leakage current except zz and mode gnd ? v i ? v ddq ?5 5 ? a input current of mode input = v ss ?30 ? ? a input = v dd 5 ? a input current of zz input = v ss ?5 ? ? a input = v dd 30 ? a i oz output leakage current gnd ? v i ? v ddq, output disabled ?5 5 ? a i dd v dd operating supply current v dd = max., i out = 0 ma, f = f max = 1/t cyc 4.0-ns cycle, 250 mhz ? 350 ma 5.0-ns cycle, 200 mhz ? 300 ma 6.0-ns cycle, 167 mhz ? 275 ma i sb1 automatic ce power down current?ttl inputs v dd = max, device deselected, v in ? v ih or v in ? v il f = f max = 1/t cyc 4.0-ns cycle, 250 mhz ? 160 ma 5.0-ns cycle, 200 mhz ? 150 ma 6.0-ns cycle, 167 mhz ? 140 ma i sb2 automatic ce power down current?cmos inputs v dd = max, device deselected, v in ? 0.3 v or v in > v ddq ? 0.3 v, f = 0 all speeds ? 70 ma i sb3 automatic ce power down current?cmos inputs v dd = max, device deselected, or v in ? 0.3 v or v in > v ddq ? 0.3 v f = f max = 1/t cyc 4.0-ns cycle, 250 mhz ? 135 ma 5.0-ns cycle, 200 mhz ? 130 ma 6.0-ns cycle, 167 mhz ? 125 ma i sb4 automatic ce power down current?ttl inputs v dd = max, device deselected, v in ? v ih or v in ? v il , f = 0 all speeds ? 80 ma notes 20. overshoot: v ih (ac) < v dd +1.5 v (pulse width less than t cyc /2), undershoot: v il (ac) > ?2 v (pulse width less than t cyc /2). 21. tpower up: assumes a linear ramp from 0v to v dd (min.) within 200 ms. during this time v ih < v dd and v ddq < v dd . [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 21 of 33 capacitance [22] parameter description test conditions 100 tqfp package 119 bga package 165 fbga package unit c in input capacitance t a = 25 c, f = 1 mhz, v dd = 3.3 v. v ddq = 2.5 v 589pf c clk clock input capacitance 5 8 9 pf c io input/output capacitance 5 8 9 pf thermal resistance [22] parameter description test conditions 100 tqfp package 119 bga package 165 fbga package unit ? ja thermal resistance (junction to ambient) test conditions follow standard test methods and procedures for measuring thermal impedance, in accordance with eia/jesd51. 28.66 23.8 20.7 c/w ? jc thermal resistance (junction to case) 4.08 6.2 4.0 c/w figure 9. ac test loads and waveforms output r = 317 ? r = 351 ? 5pf including jig and scope (a) (b) output r l = 50 ? z 0 = 50 ? v t = 1.5 v 3.3 v all input pulses v ddq gnd 90% 10% 90% 10% ? 1 ns ? 1 ns (c) output r = 1667 ? r = 1538 ? 5pf including jig and scope (a) (b) output r l = 50 ? z 0 = 50 ? v t = 1.25 v 2.5 v all input pulses v ddq gnd 90% 10% 90% 10% ? 1 ns ? 1 ns (c) 3.3 v i/o test load 2.5 v i/o test load note 22. tested initially and after any design or proc ess change that may affect these parameters. [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 22 of 33 switching characteristics over the operating range [23, 24] parameter description 250 mhz 200 mhz 167 mhz unit min max min max min max t power v dd (typical) to the first access [25] 1 ?1?1? ms clock t cyc clock cycle time 4.0 ?5?6? ns t ch clock high 1.7 ?2.0?2.2? ns t cl clock low 1.7 ?2.0?2.2? ns output times t co data output valid after clk rise ? 2.6 ? 3.0 ? 3.4 ns t doh data output hold after clk rise 1.0 ?1.3?1.3? ns t clz clock to low-z [26, 27, 28] 1.0 ?1.3?1.3? ns t chz clock to high-z [26, 27, 28] ? 2.6 ? 3.0 ? 3.4 ns t oev oe low to output valid ? 2.6 ? 3.0 ? 3.4 ns t oelz oe low to output low-z [26, 27, 28] 0 ?0?0? ns t oehz oe high to output high-z [26, 27, 28] ? 2.6 ? 3.0 ? 3.4 ns setup times t as address setup before clk rise 1.2 ?1.4?1.5? ns t ads adsc , adsp setup before clk rise 1.2 ?1.4?1.5? ns t advs adv setup before clk rise 1.2 ?1.4?1.5? ns t wes gw , bwe , bw x setup before clk rise 1.2 ?1.4?1.5? ns t ds data input setup before clk rise 1.2 ?1.4?1.5? ns t ces chip enable setup before clk rise 1.2 ?1.4?1.5? ns hold times t ah address hold after clk rise 0.3 ?0.4?0.5? ns t adh adsp , adsc hold after clk rise 0.3 ?0.4?0.5? ns t advh adv hold after clk rise 0.3 ?0.4?0.5? ns t weh gw , bwe , bw x hold after clk rise 0.3 ?0.4?0.5? ns t dh data input hold after clk rise 0.3 ?0.4?0.5? ns t ceh chip enable hold after clk rise 0.3 ?0.4?0.5? ns notes 23. timing reference level is 1.5 v when v ddq = 3.3 v and is 1.25 v when v ddq = 2.5 v. 24. test conditions shown in (a) of ac test loads unless otherwise noted. 25. this part has a voltage regulator internally; t power is the time that the power needs to be supplied above v dd (minimum) initially before a read or write operation can be initiated. 26. t chz , t clz ,t oelz , and t oehz are specified with ac test conditions shown in part (b) of ?ac test loads and waveforms? on page 21. transition is measured 200 mv from steady-state voltage. 27. at any given voltage and temperature, t oehz is less than t oelz and t chz is less than t clz to eliminate bus contention between srams when sharing the same data bus. these specifications do not imply a bus contention co ndition, but reflect parameters guaranteed over worst case user conditions. device is designed to achieve high z prior to low z under the same system conditions. 28. this parameter is sampled and not 100% tested. [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 23 of 33 switching waveforms figure 10. read cycle timing [29] t cyc t cl clk adsp t adh t ads address t ch oe adsc ce t ah t as a1 t ceh t ces gw, bwe, bwx data out (q) high-z t clz t doh t co adv t oehz t co single read burst read t oev t oelz t chz adv suspends burst. burst wraps around to its initial state t advh t advs t weh t wes t adh t ads q(a2) q(a2 + 1) q(a2 + 2) q(a1) q(a2) q(a2 + 1) q(a2 + 3) a2 a3 deselect cycle burst continued with new base address dont care undefined note 29. on this diagram, when ce is low: ce 1 is low, ce 2 is high and ce 3 is low. when ce is high: ce 1 is high or ce 2 is low or ce 3 is high. [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 24 of 33 figure 11. write cycle timing [30, 31] switching waveforms (continued) t cyc t cl clk adsp t adh t ads address t ch oe adsc ce t ah t as a1 t ceh t ces bwe, bw x ata out (q) high-z adv burst read burst write d(a2) d(a2 + 1) d(a2 + 1) d(a1) d(a3) d(a3 + 1) d(a3 + 2) d(a2 + 3) a2 a3 data in (d) extended burst write d(a2 + 2) single write t adh t ads t adh t ads t oehz t advh t advs t weh t wes t dh t ds gw t weh t wes byte write signals are ignored for ?rst cycle when adsp initiates burst adsc extends burst adv suspends burst dont care undefined notes 30. on this diagram, when ce is low: ce 1 is low, ce 2 is high and ce 3 is low. when ce is high: ce 1 is high or ce 2 is low or ce 3 is high. 31. full width write can be initiated by either gw low; or by gw high, bwe low and bw x low . [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 25 of 33 figure 12. read/write cycle timing [32, 33, 34] switching waveforms (continued) t cyc t cl clk adsp t adh t ads address t ch oe adsc ce t ah t as a2 t ceh t ces bwe, bw x data out (q) high-z adv single write d(a3) a4 a5 a6 d(a5) d(a6) data in (d) burst read back-to-back reads high-z q(a2) q(a1) q(a4) q(a4+1) q(a4+2) t weh t wes q(a4+3) t oehz t dh t ds t oelz t clz t co back-to-back writes a1 dont care undefined a3 notes 32. on this diagram, when ce is low: ce 1 is low, ce 2 is high and ce 3 is low. when ce is high: ce 1 is high or ce 2 is low or ce 3 is high. 33. the data bus (q) remains in high z following a write cycle, unless a new read access is initiated by adsp or adsc . 34. gw is high. [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 26 of 33 figure 13. zz mode timing [35, 36] switching waveforms (continued) t zz i supply clk zz t zzrec all inputs (except zz) dont care i ddzz t zzi t rzzi outputs (q) high-z deselect or read only notes 35. device must be deselected when entering zz mode. see ?truth table? on page 11 for all possible signal conditions to deselect the device. 36. dqs are in high z when exiting zz sleep mode. [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 27 of 33 ordering information ta b l e 5 lists the key package features and ordering codes. the table contains only the parts that are currently available. if you do n ot see what you are looking for, contact your local sales repres entative. for more information, visit the cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products . ordering code definitions table 5. key features and ordering information speed (mhz) ordering code package diagram part and package type operating range 250 cy7c1380d-250axc 51-85050 100-pin thin quad flat pack (14 20 1.4 mm) pb-free commercial 200 cy7c1380d-200axc 51-85050 100-pin thin quad flat pack (14 20 1.4 mm) pb-free commercial cy7c1382d-200axc 167 cy7c1380d-167axc 51-85050 100-pin thin quad flat pack (14 20 1.4 mm) pb-free commercial cy7c1382d-167axc CY7C1380D-167BZC 51-85180 165-ball fine-pitch ball grid array (13 15 1.4 mm) cy7c1380d-167axi 51-85050 100-pin thin quad flat pack (14 20 1.4 mm) pb-free industrial cy7c1380f-167bzi 51-85180 165-ball fine-pitch ball grid array (13 15 1.4 mm) temperature range: x = c or i c = commercial; i = industrial package type: xx = ax or bz ax = 100-pin tqfp (pb-free) bz = 165-ball fpbga frequency range: xxx = 250 mhz or 200 mhz or 167 mhz die revision: x = d or f d ? 90 nm f ? 90nm errata fix pcn084636 part identifier: 138x = 1380 or 1382 1380 = scd, 512 k 36 (18 mb) 1382 = scd, 1 mb 18 (18 mb) marketing code: 7c = sram company id: cy = cypress 7c cy 138x x - xxx x xx [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 28 of 33 package diagrams figure 14. 100-pin thin plastic quad flat pack (14 20 1.4 mm), 51-85050 51-85050 *d [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 29 of 33 figure 15. 119-ball bga (14 22 2.4 mm), 51-85115 package diagrams (continued) 51-85115 *c [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 30 of 33 figure 16. 165-ball fbga (13 15 1.4 mm), 51-85180 package diagrams (continued) 51-85180 *c [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 31 of 33 acronyms document conventions units of measure acronym description bga ball grid array cmos complementary metal oxide semiconductor ce chip enable cen clock enable fpbga fine-pitch ball grid array i/o input/output jtag joint test action group lsb least significant bit msb most significant bit oe output enable sram static random access memory tck test clock tms test mode select tdi test data-in tdo test data-out tqfp thin quad flat pack we write enable ttl transistor?transistor logic symbol unit of measure ns nano seconds vvolts a micro amperes ma milli amperes mm milli meter ms milli seconds mhz mega hertz pf pico farad wwatts c degree celcius % percent [+] feedback
cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f document number: 38-05543 rev. *i page 32 of 33 document history page document title: cy7c1380d/cy7c1382d/cy7c1380f/cy7c1 382f, 18-mbit (512 k 36/1 m 18) pipelined sram document number: 38-05543 rev. ecn no. submission date orig. of change description of change ** 254515 see ecn rkf new data sheet *a 288531 see ecn syt edited description under ?ieee 1149.1 serial boundary scan (jtag)? for non-compliance with 1149.1 removed 225mhz and 133 mhz speed bins added pb-free information for 100-pin tqfp, 119 bga and 165 fbga packages added comment of ?pb-free bg packages availability? below the ordering infor- mation *b 326078 see ecn pci address expansion pins/balls in the pinouts for all packages are modified as per jedec standard added description on extest output bus tri-state changed description on the tap instruction set overview and extest changed device width (23:18) for 119-bga from 000000 to 101000 added separate row for 165 -fbga device width (23:18) changed ? ja and ? jc for tqfp package from 31 and 6 ? c/w to 28.66 and 4.08 ? c/w respectively changed ? ja and ? jc for bga package from 45 and 7 ? c/w to 23.8 and 6.2 ? c/w respectively changed ? ja and ? jc for fbga package from 46 and 3 ? c/w to 20.7 and 4.0 ? c/w respectively modified v ol, v oh test conditions removed comment of ?pb-free bg packages availability? below the ordering infor- mation updated ordering information table *c 416321 see ecn nxr converted from preliminary to final changed address of cypress semiconductor corporation on page# 1 from ?3901 north first street? to ?198 champion court? changed the description of i x from input load current to input leakage current on page# 18 changed the i x current values of mode on page # 18 from ?5 ? a and 30 ? a to ?30 ? a and 5 ? a changed the i x current values of zz on page # 18 from ?30 ? a and 5 ? a to ?5 ? a and 30 ? a changed v ih < v dd to v ih < v dd on page # 18 replaced package name column with package diagram in the ordering information table updated ordering information table *d 475009 see ecn vkn added the maximum rating for supply voltage on v ddq relative to gnd changed t th , t tl from 25 ns to 20 ns and t tdov from 5 ns to 10 ns in tap ac switching characteristics table. updated the ordering information table. *e 776456 see ecn vkn added part numbers cy7c1380f and cy7c1382f and its related information added footnote# 3 regarding chip enable updated ordering information table *f 2648065 01/27/09 vkn/pyrs modified note on t op of the ordering information table updated ordering information table to include cy7c1380f/cy7c1382f in 100-pin tsop and 165 bga package *g 2897120 03/22/2010 njy removed inactive parts from or dering information table; updated package diagram. *h 3067398 10/20/10 njy the part cy7c1380f-167bgc is found to be in ?eol-prune? state in oracle plm and therefore, it has been removed from the ordering information table. added ordering code definitions. [+] feedback
document number: 38-05543 rev. *i revised february 3, 2011 page 33 of 33 all products and company names mentioned in this document may be the trademarks of their respective holders. cy7c1380d, cy7c1382d cy7c1380f, cy7c1382f ? cypress semiconductor corporation, 2004-2011. the information contained herein is subject to change without notice. cypress s emiconductor corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a cypress product. nor does it convey or imply any license under patent or other rights. cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement wi th cypress. furthermore, cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against all charges. any source code (software and/or firmware) is owned by cypress semiconductor corporation (cypress) and is protected by and subj ect to worldwide patent protection (united states and foreign), united states copyright laws and internatio nal treaty provisions. cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the cypress source code and derivative works for the sole purpose of creating custom software and or firmware in su pport of licensee product to be used only in conjunction with a cypress integrated circuit as specified in the applicable agreement. any reproduction, modification, translation, compilation, or repre sentation of this source code except as specified above is prohibited without the express written permission of cypress. disclaimer: cypress makes no warranty of any kind, express or implied, with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. cypress reserves the right to make changes without further notice to t he materials described herein. cypress does not assume any liability arising out of the application or use of any product or circuit described herein. cypress does not authori ze its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. the inclusion of cypress? prod uct in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies cypress against all charges. use may be limited by and subject to the applicable cypress software license agreement. sales, solutions, and legal information worldwide sales and design support cypress maintains a worldwide network of offices, solution center s, manufacturer?s representatives, and distributors. to find t he office closest to you, visit us at cypress.com/sales. products automotive cypress.co m/go/automotive clocks & buffers cypress.com/go/clocks interface cypress. com/go/interface lighting & power control cypress.com/go/powerpsoc cypress.com/go/plc memory cypress.com/go/memory optical & image sensing cypress.com/go/image psoc cypress.com/go/psoc touch sensing cyp ress.com/go/touch usb controllers cypress.com/go/usb wireless/rf cypress.com/go/wireless psoc solutions psoc.cypress.com/solutions psoc 1 | psoc 3 | psoc 5 *i 3159479 02/01/2011 njy added acronyms and units of measure . minor edits and updated in new template. updated package diagrams . document history page document title: cy7c1380d/cy7c1382d/cy7c1380f/cy7c138 2f, 18-mbit (512 k 36/1 m 18) pipelined sram document number: 38-05543 rev. ecn no. submission date orig. of change description of change [+] feedback

▲Up To Search▲

Price & Availability of CY7C1380D-167BZC

	To Download CY7C1380D-167BZC Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .